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Abstract—This paper proposes a novel switching algorithm for
modular multilevel converters (MMCs) that significantly reduces
the switching frequency while fulfilling all control objectives
required for their proper operation. Unlike in the conventional
capacitor voltage-balancing strategies, in addition to submodule
(SM) capacitor voltages, the proposed algorithm considers pre-
vious switching statuses during sorting. The algorithm is applied
to a seven-level back-to-back MMC-HVDC system and tested
under various operating conditions. Significant reduction in the
switching frequency with trivial impacts on submodule capacitor
voltages are observed.
Keywords—Capacitor voltage balancing, high voltage direct
current (HVDC), model predictive control (MPC), switching
algorithm.
I. INTRODUCTION
Modular multilevel converter (MMC) stands out among
converter topologies for medium- and high-power applications
due to its salient characteristics such as modularity, scalability,
high efficiency, high reliability, and improved power quality
[1–3]. Most popularly, it has become the worldwide stan-
dard for voltage-sourced converter high-voltage direct current
(VSC-HVDC) transmission systems [4].
Proper operation of MMC requires fulfillment of several
control objectives, including control of output current, circu-
lating current, and submodule (SM) capacitor voltage. Due
to higher number of switching components, switching fre-
quencies of MMCs are higher than those of VSCs, leading
to undesirable power losses. Due to modularity, design of
switching algorithms for MMCs is flexible and complex at the
same time and is thence one of the most important technical
challenges of MMC.
Several switching algorithms have been reported in the
literature for MMC, including methods based on pulse width
modulation (PWM) schemes and model predictive control
[1, 5–7]. Among various switching methods, MPC-based
methods have drawn significant attention as they offer fast
dynamic performance with ability to meet multiple control
©2019 IEEE. Personal use of this material is permitted. Permission from
IEEE must be obtained for all other uses, in any current or future media,
including reprinting/republishing this material for advertising or promotional
purposes, creating new collective works, for resale or redistribution to servers
or lists, or reuse of any copyrighted component of this work in other works.
Accepted and presented to the 2019 IEEE 2nd International Conference on
Renewable Energy and Power Engineering.
objectives [2, 5, 6, 8–10]. Conventional MPC methods are
computationally intensive and thus impractical, especially with
high number of submodules (SMs). In addition, these MPC
methods lead to high switching-frequency operation; thus,
their adoption to leverage the benefits not only depends
on reducing computational complexity but also on seeking
reduced-switching frequency strategies [11]. In recent years,
several computationally efficient MPC algorithms have been
proposed to address the problem [5, 6, 12–14]. However, little
attention has been paid to reduce the switching frequency,
which has a direct impact on converter loss and the reliability
of switches.
In general, switching of MMC is performed in two stages:
submodule sorting and submodule selection. In SM sorting
stage, SMs are sorted based on their priority of being selected
to be switched on in the next time step [2, 5, 6]. Capacitor
voltage balancing is the main objective which conventionally
drives the sorting algorithm. In stage of SM selection, AC
waveform tracking and circulating current mitigation are the
objectives to be considered. This stage then determines how
many of the sorted SMs should be selected to achieve them
[2, 5, 6]. One of the issues with these modulation techniques
is their potentially high switching frequencies since the most
sorting algorithms sort SMs just based on their voltage con-
dition disregarding their current statuses (bypassed/inserted).
Several modulation strategies have been reported in the
literature to reduce the switching frequency [11, 15]. A gen-
eral framework for capacitor voltage balancing with reduced
switching-frequency methods has been introduced in [15],
where slow-rate, hybrid and fundamental-frequency capacitor-
voltage balancing approaches are proposed to reduce switch-
ing frequency. However, the slow-rate method loses track
of capacitor voltage. Dekka et al. in [11] propose an MPC
platform to enable MMC to be modulated at a lower switching
frequency; however, it does not explore further to reduce
switching frequency.
This paper investigates further opportunities to reduce
switching frequency in a more effective and comprehensive
way by proposing a novel modulation algorithm. The proposed
algorithm takes the previous statuses of SMs into account
while sorting the SMs for the selection process. It puts
switched-on SMs in priority to be selected for the next time
step, then sorts SMs with same current statuses based on
their voltage values. Since voltage balancing is in lower
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Fig. 1. Circuit diagram of a modular multilevel converter.
priority in the proposed algorithm, capacitor voltage profiles
of SMs might be compromised. This paper investigates the
impacts of the proposed sorting algorithm on SM capacitor
voltages to ensure the level of compromise is acceptable.
Moreover, the comparison over conventional voltage-focused
sorting algorithm is provided to demonstrate the effectiveness.
The rest of the paper is organized as follows. Section II
details mathematical models of MMC. Section III explains the
proposed novel reduced switching-frequency algorithm, which
is tested against a standard MMC-based back-to-back HVDC
system in Section IV. Finally, Section V concludes the paper.
II. MATHEMATICAL MODELS FOR MODULAR
MULTILEVEL CONVERTERS
A. MMC Topology
Fig. 1 shows a schematic diagram of an (n + 1)-level,
three-phase MMC based on half-bridge SMs. Each phase (leg)
consists of two arms, where each of them has of n submodules
(SMs). Among various SM configurations, half-bridge SM,
which has two IGBT switches and a capacitor, is the most
popular due to its simplicity and higher efficiency [1]. MMC
considered hereafter is MMC made up of half-bridge SMs.
Arm inductors (l) are used for limiting current produced by
instantaneous voltage difference and limiting fault currents.
MMC is connected to a three-phase AC system through a
series resistive-inductive (R− L) impedance.
B. Discrete Model of MMC
In this paper, the discrete model of MMC is built based on
the authors’ previous paper [6], where the next step value for
the AC-side current for a sufficiently small sampling time step
Ts is derived as:
i(t+ Ts) =
1
K′
(
vlow(t+Ts)−vup(t+Ts)
2 − vs(t+ Ts) + L
′
Ts
i(t)
)
(1)
where L′ = L + l/2 and K ′ = R + L′/Ts. The measured
values at the current time and the predicted values for the
next time step are denoted by time indices (t) and (t + Ts),
respectively. As the sampling frequency is assumed to be
sufficiently higher than the grid frequency, the predicted value
of grid voltage vs(t + Ts) can be replaced by its measured
value vs(t). Defining uj(t + Ts) as the status of j-th SM,
predicted capacitor voltage of individual SMs on upper-level
and lower-level arms are equal to:
vCj(t+ Ts) = vCj(t) +
(
Tsiup(t)
C
)
uj(t+ Ts) ∀j∈[1,n]
(2)
vCj(t+ Ts) = vCj(t) +
(
Tsilow(t)
C
)
uj(t+ Ts) ∀j∈[n+1,2n].
(3)
Consequently, predicted voltages across upper-level and
lower-level arms and circulating current are calculated as:
vup(t+ Ts) =
n∑
j=1
vCj(t+ Ts)uj(t+ Ts) (4)
vlow(t+ Ts) =
2n∑
j=n+1
vCj(t+ Ts)uj(t+ Ts) (5)
iz(t+ Ts) =
Ts
2l
(Vdc − vlow(t+ Ts)− vup(t+ Ts)) + iz(t).
(6)
III. REDUCED SWITCHING-FREQUENCY MODEL
PREDICTIVE CONTROL FOR MMC
A. Optimization Model Formulation
For an effective design of control systems and switching
algorithms for MMC, the following four objectives are taken
into account to [2, 6]:
i. regulate all the capacitor voltages on their nominal value
(Vdc/n),
ii. track the AC-side current (i) of all phases to their refer-
ence values (iref ),
iii. mitigate the circulating current (iz) flowing among the
converter legs, and
iv. minimize the switching frequency.
The first three objectives have been addressed in authors’
previous works [5, 6] and is common among the predictive
methods, while the contribution of this paper includes the
addition of the last objective to the optimization problem.
With exact AC current waveform tracking i(t+ Ts) = iref
and exact circulating current suppression iz(t+ Ts) = 0, one
could calculate the target values of upper-level and lower-level
voltages of MMC as:
v∗up =
(
Vdc
2
+
l
Ts
iz(t)
)
−
(
K ′iref + vs(t)− L
′
Ts
i(t)
)
(7)
v∗low =
(
Vdc
2
+
l
Ts
iz(t)
)
+
(
K ′iref + vs(t)− L
′
Ts
i(t)
)
(8)
where (·)∗(t + Ts) denotes the ideal value of corresponding
variable for the next time step. Defining ∆i = i−iref (t+Ts),
∆vlow = v
∗
low − vlow, and ∆vup = v∗up − vup, deviation of
3actual AC current waveform and circulating current from their
target values are calculated as:
∆i =
1
2K ′
(∆vlow(t+ Ts)−∆vup(t+ Ts)) (9)
iz(t+ Ts) =
Ts
2l
(∆vlow(t+ Ts) + ∆vup(t+ Ts)) (10)
Applying weighted sum method to combine the second
and third objective functions, the switching algorithm can be
described as a multi-objective optimization problem with the
formulation below:
min
U
2n∑
j=1
∣∣vCj (t+ Ts)− vCj (t)∣∣ (11)
min
U
2n∑
j=1
|uj(t+ Ts)− uj(t)| (12)
min
U
f =

w
2K′ |∆vlow(t+ Ts)−∆vup(t+ Ts)|+
wzTs
2l |∆vlow(t+ Ts) + ∆vup(t+ Ts)|

(13)
subject to: (1)− (6)
U = [u1, u2, ..., u2n] : uj ∈ {0, 1} ∀j∈[1,2n]
(14)
where (11) regulates SM capacitor voltages, (12) minimizes
number of switching events, and (13) follows the reference
values of AC current and circulating currents. The values w
and wz are the weights applied to the objective functions cor-
responding to AC waveform tracking and circulating current
elimination, respectively.
B. MPC Solution Algorithms
Fig. 2 illustrates control platform and information flow of
an MPC-based modular multilevel converter. It includes two
steps of SM sorting and SM selection, as detailed below, to
solve the multi-objective optimization problem of the MPC
algorithm.
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Fig. 2. Control platform and information flow of an MPC-based modular
multilevel converter.
1) Step 1 – Submodule Cascaded Sorting: Since the MPC
optimization problem must be solved in extremely short time
steps, e.g. 100 µs, using regular optimization solution tech-
niques such as interior point methods (IPM) and heuristic
methods are not practical; the solution thus needs to be based
on sorting algorithms. In this step, the objective functions (11)
and (12) are targeted by sorting SMs effectively such that the
highest priority is given to the SMs contributing the most in
voltage balancing and switching frequency reduction.
To address (11), SMs of both upper and lower arms are
sorted based on their anticipated capacitor voltages. According
to (2), the direction of iup defines whether the capacitor
voltages of upper-level submodules are subject to increase or
decrease. Therefore, the corresponding algorithm sorts SMs
based on their capacitor voltages in ascending order if iup ≥ 0,
and in descending order if iup < 0. On the other hand, to
minimize (12), the switching algorithm sorts SMs based on
their current status U(t). To minimize the switching frequency,
the algorithm gives high priority to the SMs that are currently
switched on and low priority to the ones currently switched
off.
This procedure is detailed in Algorithm 1 and is called
F1-V2 hereafter. Conventional sorting algorithm focused on
voltage balancing is called V1-F2 in this paper and is used as
the benchmark algorithm in the case study.
Algorithm 1: Reduced-Switching-Frequency Voltage-
Balancing Algorithm (F1-V2)
1 for all phases a, b, c do
2 Collect measurements of capacitor voltages, arm
currents, and current switching status (ucurrj )
3 Calculate anticipated SM voltages vCj
4 for k ∈ {up, low} do
5 if ik ≥ 0 then
6 Sort SMs based on vCj in ascending order
7 else
8 Sort SMs based on vCj in descending order
9 Sort the sorted SMs based on ucurrj in descending
order
10 Proceed to Step 2.
2) Step 2 – Submodule Selection: Submodule selection
algorithm is formulated mainly based on authors’ previous
paper [6]. Let the vectors V sortCup = [V
sort
C1
, ..., V sortCn ] and
V sortClow = [V
sort
Cn+1
, ..., V sortC2n ] denote SM voltages on upper and
lower arms, respectively, after being sorted in Step 1. In this
step, the algorithm first calculates the cumulative sum vectors
of the components of V sortCup and V
sort
Clow
. The sets of cumulative
sum values are denoted as V sumCup and V
sum
Clow
, and are defined
as below.
V sumCup = {αk : k = 0, 1, ..., n} (15)
V sumClow = {βk : k = 0, 1, ..., n} (16)
where
α0 = β0 = 0
αk = Σ
k
i=1V
sort
Ci ∀k∈[1,n]
βk = Σ
n+k
i=n+1V
sort
Ci ∀k∈[1,n]
4The switching algorithm then defines what combination
of (α, β) minimizes the objective function (13). It has
been proven in [6] that if v∗up ∈ [αi, αi+1) and
v∗low ∈ [βj , βj+1), the optimal solution belongs to the set
{(αi, βj), (αi+1, βj), (αi, βj+1), (αi+1, βj+1)}. It means that
it suffices to check the objective function for just 4 points
instead of n2 feasible solutions to select the best SMs to switch
on.
IV. CASE STUDY
A. Test System
In this section, the proposed reduced switching-frequency
algorithm is applied against a back-to-back MMC-based
HVDC system, as shown in Fig. 3. The test system parameters
are provided in Table I. The simulation is run for 3 seconds,
starting with the V1-F2 switching algorithm. At t = 1.2 s, the
switching algorithm is changed to F1-V2; at t = 1.4 s, it is
changed back to the V1-F2 algorithm. The effectiveness of the
algorithm is benchmarked against the standard conventional
voltage-centered sorting method (V1-F2).
Vdc
+MMC 
2
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Utility 
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Utility 
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Fig. 3. Schematic representation of an MMC-based back-to-back HVDC
System.
TABLE I
CASE STUDY PARAMETERS
Quantity Value
Number of submodules per arm 6
MMC nominal power 50 MVA
Nominal DC voltage (Vdc) 60 kV
Submodule capacitor (Csm) 2.5 mF
Active power transferred (P1) 13.18 MW
R 0.03 Ω
L 5 mH
l 3 mH
Sampling period (Ts) 25 µs
HVDC line length 5 km
HVDC link capacitor 16 µF/km
HVDC line inductance 50 µH/km
B. Results and Discussions
Fig. 4 shows the effective switching frequencies while
applying both the algorithms. With V1-F2 algorithm, the
results demonstrate that the effective switching frequency (fs)
is equal to 6715.6 Hz and, then, it drops to 1474.1 Hz with F1-
V2 algorithm. That is, the switching frequency (fs) in F1-V2
is about 22% of that in V1-F2, resulting in 78% reduction
in switching losses and 390% improvement in lifetime of
switches.
Fig. 5 shows the capacitor voltages of both the upper and the
lower arms of the phase of MMC1. The switching algorithm
has some effects on how these voltage curves behave. With
V1-F2 algorithm, the capacitor voltages of all submodules on
the upper (or the lower) arm change altogether as a result
of the voltage balancing strategy employed in this paper.
1 1.2 1.4 1.6
0
2000
4000
6000
8000 First upper-arm SM First lower-arm SM
Fig. 4. Effective switching frequencies of selected SMs of upper- and lower-
arms using both V1-F2 and F1-V2 algorithms.
Between t = 1.2 s and t = 1.4 s, there are some differences
between individual capacitor voltages of submodules of the
upper (or lower) arm. This is because the priority in this
switching algorithm is given to reduce the switching frequency
of the MMC, and thence the voltage balancing objective is
compromised. The main takeaway is that the voltage ripples
of SM capacitors are all the same (equal to 1.2%) and are not
affected by the switching algorithm employed.
Fig. 6 depicts the reference and actual output AC current at
the terminal A of MMC1. The results show that the AC current
perfectly follows the reference waveform, fulfilling the second
objective for both switching algorithms.
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Fig. 6. AC terminal current at phase A of MMC1.
Fig. 7 illustrates the circulating current of phase leg A of
MMC1 at [1 s, 1.6 s] of simulation. The results show that
the circulating current is successfully controlled around zero
Ampere, and its maximum deviation from zero is just 10%
of the magnitude of output AC current of MMC1. These
results depict how the third objective function of mitigating
circulating current is fulfilled for both switching algorithms.
Zoomed view of the circulating current is also shown in Fig. 7.
It represents a transitional time from V1-F2 algorithm to F1-
V2 algorithm. There is no negative effect of the proposed
algorithm on the circulating current.
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Fig. 5. SM capacitor voltages of lower and upper arms of phase A of MMC1 for both V1-F2 and F1-V2 algorithms.
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Fig. 7. Circulating current of MMC1.
Fig. 8 and Fig. 9 show the DC link voltage and the DC
link current, respectively. Results demonstrate that the voltage
and the current are satisfactorily around their nominal values
of 60 kV and 225 A, respectively, and are not compromised
because of the proposed algorithm.
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Fig. 8. HVDC link voltage.
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Fig. 9. HVDC link current from MMC2 toward MMC1.
V. CONCLUSION
This paper proposes a novel modulation technique to re-
duce the switching frequency of submodules (SMs), where
the sorting algorithm prioritizes SMs based on their current
statuses. SM selection algorithm is based on a model predictive
control (MPC) platform with the multiple control objectives on
SM capacitor voltage balancing, AC output current tracking,
and circulating current mitigation. The proposed algorithm is
tested against a three-phase MMC-based back-to-back HVDC
system in MATLAB/Simulink and is benchmarked against
the conventional voltage-balancing algorithm. The proposed
algorithm reduces the switching frequency by 78% while
satisfying all MPC control objectives, with trivial impacts on
SM capacitor voltages.
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